Control y acceso remoto a tarjetas de desarrollo con FPGAs para el aprendizaje remoto de cursos de electrónica digital

Descripción del Articulo

This paper describes the remote control and access to a FPGA development board for the verification of designs and practical applications applied in the topics of digital electronics courses for undergraduate Engineering students. The board used is a DE1 from Altera in which it was connected to a mi...

Descripción completa

Detalles Bibliográficos
Autores: Alvarado Rivera, Alberto Duanee, Vega Martínez, Juan
Formato: objeto de conferencia
Fecha de Publicación:2022
Institución:Universidad Tecnológica del Perú
Repositorio:UTP-Institucional
Lenguaje:español
OAI Identifier:oai:repositorio.utp.edu.pe:20.500.12867/6368
Enlace del recurso:https://hdl.handle.net/20.500.12867/6368
http://dx.doi.org/10.18687/LACCEI2022.1.1.110
Nivel de acceso:acceso abierto
Materia:Digital electronics
Integrated circuit
https://purl.org/pe-repo/ocde/ford#2.02.01
id UTPD_2e0a865b89b4bc0966b6f52836cdafb0
oai_identifier_str oai:repositorio.utp.edu.pe:20.500.12867/6368
network_acronym_str UTPD
network_name_str UTP-Institucional
repository_id_str 4782
dc.title.es_PE.fl_str_mv Control y acceso remoto a tarjetas de desarrollo con FPGAs para el aprendizaje remoto de cursos de electrónica digital
title Control y acceso remoto a tarjetas de desarrollo con FPGAs para el aprendizaje remoto de cursos de electrónica digital
spellingShingle Control y acceso remoto a tarjetas de desarrollo con FPGAs para el aprendizaje remoto de cursos de electrónica digital
Alvarado Rivera, Alberto Duanee
Digital electronics
Integrated circuit
https://purl.org/pe-repo/ocde/ford#2.02.01
title_short Control y acceso remoto a tarjetas de desarrollo con FPGAs para el aprendizaje remoto de cursos de electrónica digital
title_full Control y acceso remoto a tarjetas de desarrollo con FPGAs para el aprendizaje remoto de cursos de electrónica digital
title_fullStr Control y acceso remoto a tarjetas de desarrollo con FPGAs para el aprendizaje remoto de cursos de electrónica digital
title_full_unstemmed Control y acceso remoto a tarjetas de desarrollo con FPGAs para el aprendizaje remoto de cursos de electrónica digital
title_sort Control y acceso remoto a tarjetas de desarrollo con FPGAs para el aprendizaje remoto de cursos de electrónica digital
author Alvarado Rivera, Alberto Duanee
author_facet Alvarado Rivera, Alberto Duanee
Vega Martínez, Juan
author_role author
author2 Vega Martínez, Juan
author2_role author
dc.contributor.author.fl_str_mv Alvarado Rivera, Alberto Duanee
Vega Martínez, Juan
dc.subject.es_PE.fl_str_mv Digital electronics
Integrated circuit
topic Digital electronics
Integrated circuit
https://purl.org/pe-repo/ocde/ford#2.02.01
dc.subject.ocde.es_PE.fl_str_mv https://purl.org/pe-repo/ocde/ford#2.02.01
description This paper describes the remote control and access to a FPGA development board for the verification of designs and practical applications applied in the topics of digital electronics courses for undergraduate Engineering students. The board used is a DE1 from Altera in which it was connected to a microcontroller through its GPIO in order to generate input stimuli or impulses by controlling its buttons and pushbuttons. Through a graphical interface generated and loaded on the screen, you can manipulate these buttons and pushbuttons as if it were done on the board itself. The changes are visualized through a web camera connected to the computer and pointing to the development board. Test results show that designs made using the IDE of QUARTUS II can be successfully verified and tested on the board remotely. Complete compilation and remote-control times are around 8 to 9 seconds.
publishDate 2022
dc.date.accessioned.none.fl_str_mv 2022-12-17T03:54:16Z
dc.date.available.none.fl_str_mv 2022-12-17T03:54:16Z
dc.date.issued.fl_str_mv 2022
dc.type.es_PE.fl_str_mv info:eu-repo/semantics/conferenceObject
dc.type.version.es_PE.fl_str_mv info:eu-repo/semantics/publishedVersion
format conferenceObject
status_str publishedVersion
dc.identifier.issn.none.fl_str_mv 2414-6390
dc.identifier.uri.none.fl_str_mv https://hdl.handle.net/20.500.12867/6368
dc.identifier.journal.es_PE.fl_str_mv LACCEI Proceedings
dc.identifier.doi.none.fl_str_mv http://dx.doi.org/10.18687/LACCEI2022.1.1.110
identifier_str_mv 2414-6390
LACCEI Proceedings
url https://hdl.handle.net/20.500.12867/6368
http://dx.doi.org/10.18687/LACCEI2022.1.1.110
dc.language.iso.es_PE.fl_str_mv spa
language spa
dc.rights.es_PE.fl_str_mv info:eu-repo/semantics/openAccess
dc.rights.uri.es_PE.fl_str_mv http://creativecommons.org/licenses/by-nc-sa/4.0/
eu_rights_str_mv openAccess
rights_invalid_str_mv http://creativecommons.org/licenses/by-nc-sa/4.0/
dc.format.es_PE.fl_str_mv application/pdf
dc.publisher.es_PE.fl_str_mv Latin American and Caribbean Consortium of Engineering Institutions
dc.publisher.country.es_PE.fl_str_mv US
dc.source.es_PE.fl_str_mv Repositorio Institucional - UTP
Universidad Tecnológica del Perú
dc.source.none.fl_str_mv reponame:UTP-Institucional
instname:Universidad Tecnológica del Perú
instacron:UTP
instname_str Universidad Tecnológica del Perú
instacron_str UTP
institution UTP
reponame_str UTP-Institucional
collection UTP-Institucional
bitstream.url.fl_str_mv http://repositorio.utp.edu.pe/bitstream/20.500.12867/6368/1/A.Alvarado_J.Vega_Conference_LP_Paper_spa_2022.pdf
http://repositorio.utp.edu.pe/bitstream/20.500.12867/6368/3/A.Alvarado_J.Vega_Conference_LP_Paper_spa_2022.pdf.txt
http://repositorio.utp.edu.pe/bitstream/20.500.12867/6368/4/A.Alvarado_J.Vega_Conference_LP_Paper_spa_2022.pdf.jpg
http://repositorio.utp.edu.pe/bitstream/20.500.12867/6368/2/license.txt
bitstream.checksum.fl_str_mv fbab1b2d6a7c173619171a3330ff6360
b01272e74935765cc5e2df4a930a46cf
5f8153aed19faa152f4b2d34760362ad
8a4605be74aa9ea9d79846c1fba20a33
bitstream.checksumAlgorithm.fl_str_mv MD5
MD5
MD5
MD5
repository.name.fl_str_mv Repositorio Institucional de la Universidad Tecnológica del Perú
repository.mail.fl_str_mv repositorio@utp.edu.pe
_version_ 1817984954738409472
spelling Alvarado Rivera, Alberto DuaneeVega Martínez, Juan2022-12-17T03:54:16Z2022-12-17T03:54:16Z20222414-6390https://hdl.handle.net/20.500.12867/6368LACCEI Proceedingshttp://dx.doi.org/10.18687/LACCEI2022.1.1.110This paper describes the remote control and access to a FPGA development board for the verification of designs and practical applications applied in the topics of digital electronics courses for undergraduate Engineering students. The board used is a DE1 from Altera in which it was connected to a microcontroller through its GPIO in order to generate input stimuli or impulses by controlling its buttons and pushbuttons. Through a graphical interface generated and loaded on the screen, you can manipulate these buttons and pushbuttons as if it were done on the board itself. The changes are visualized through a web camera connected to the computer and pointing to the development board. Test results show that designs made using the IDE of QUARTUS II can be successfully verified and tested on the board remotely. Complete compilation and remote-control times are around 8 to 9 seconds.Campus Lima Centroapplication/pdfspaLatin American and Caribbean Consortium of Engineering InstitutionsUSinfo:eu-repo/semantics/openAccesshttp://creativecommons.org/licenses/by-nc-sa/4.0/Repositorio Institucional - UTPUniversidad Tecnológica del Perúreponame:UTP-Institucionalinstname:Universidad Tecnológica del Perúinstacron:UTPDigital electronicsIntegrated circuithttps://purl.org/pe-repo/ocde/ford#2.02.01Control y acceso remoto a tarjetas de desarrollo con FPGAs para el aprendizaje remoto de cursos de electrónica digitalinfo:eu-repo/semantics/conferenceObjectinfo:eu-repo/semantics/publishedVersionORIGINALA.Alvarado_J.Vega_Conference_LP_Paper_spa_2022.pdfA.Alvarado_J.Vega_Conference_LP_Paper_spa_2022.pdfapplication/pdf915963http://repositorio.utp.edu.pe/bitstream/20.500.12867/6368/1/A.Alvarado_J.Vega_Conference_LP_Paper_spa_2022.pdffbab1b2d6a7c173619171a3330ff6360MD51TEXTA.Alvarado_J.Vega_Conference_LP_Paper_spa_2022.pdf.txtA.Alvarado_J.Vega_Conference_LP_Paper_spa_2022.pdf.txtExtracted texttext/plain18381http://repositorio.utp.edu.pe/bitstream/20.500.12867/6368/3/A.Alvarado_J.Vega_Conference_LP_Paper_spa_2022.pdf.txtb01272e74935765cc5e2df4a930a46cfMD53THUMBNAILA.Alvarado_J.Vega_Conference_LP_Paper_spa_2022.pdf.jpgA.Alvarado_J.Vega_Conference_LP_Paper_spa_2022.pdf.jpgGenerated Thumbnailimage/jpeg23168http://repositorio.utp.edu.pe/bitstream/20.500.12867/6368/4/A.Alvarado_J.Vega_Conference_LP_Paper_spa_2022.pdf.jpg5f8153aed19faa152f4b2d34760362adMD54LICENSElicense.txtlicense.txttext/plain; charset=utf-81748http://repositorio.utp.edu.pe/bitstream/20.500.12867/6368/2/license.txt8a4605be74aa9ea9d79846c1fba20a33MD5220.500.12867/6368oai:repositorio.utp.edu.pe:20.500.12867/63682022-12-17 11:04:26.217Repositorio Institucional de la Universidad Tecnológica del Perúrepositorio@utp.edu.peTk9URTogUExBQ0UgWU9VUiBPV04gTElDRU5TRSBIRVJFClRoaXMgc2FtcGxlIGxpY2Vuc2UgaXMgcHJvdmlkZWQgZm9yIGluZm9ybWF0aW9uYWwgcHVycG9zZXMgb25seS4KCk5PTi1FWENMVVNJVkUgRElTVFJJQlVUSU9OIExJQ0VOU0UKCkJ5IHNpZ25pbmcgYW5kIHN1Ym1pdHRpbmcgdGhpcyBsaWNlbnNlLCB5b3UgKHRoZSBhdXRob3Iocykgb3IgY29weXJpZ2h0Cm93bmVyKSBncmFudHMgdG8gRFNwYWNlIFVuaXZlcnNpdHkgKERTVSkgdGhlIG5vbi1leGNsdXNpdmUgcmlnaHQgdG8gcmVwcm9kdWNlLAp0cmFuc2xhdGUgKGFzIGRlZmluZWQgYmVsb3cpLCBhbmQvb3IgZGlzdHJpYnV0ZSB5b3VyIHN1Ym1pc3Npb24gKGluY2x1ZGluZwp0aGUgYWJzdHJhY3QpIHdvcmxkd2lkZSBpbiBwcmludCBhbmQgZWxlY3Ryb25pYyBmb3JtYXQgYW5kIGluIGFueSBtZWRpdW0sCmluY2x1ZGluZyBidXQgbm90IGxpbWl0ZWQgdG8gYXVkaW8gb3IgdmlkZW8uCgpZb3UgYWdyZWUgdGhhdCBEU1UgbWF5LCB3aXRob3V0IGNoYW5naW5nIHRoZSBjb250ZW50LCB0cmFuc2xhdGUgdGhlCnN1Ym1pc3Npb24gdG8gYW55IG1lZGl1bSBvciBmb3JtYXQgZm9yIHRoZSBwdXJwb3NlIG9mIHByZXNlcnZhdGlvbi4KCllvdSBhbHNvIGFncmVlIHRoYXQgRFNVIG1heSBrZWVwIG1vcmUgdGhhbiBvbmUgY29weSBvZiB0aGlzIHN1Ym1pc3Npb24gZm9yCnB1cnBvc2VzIG9mIHNlY3VyaXR5LCBiYWNrLXVwIGFuZCBwcmVzZXJ2YXRpb24uCgpZb3UgcmVwcmVzZW50IHRoYXQgdGhlIHN1Ym1pc3Npb24gaXMgeW91ciBvcmlnaW5hbCB3b3JrLCBhbmQgdGhhdCB5b3UgaGF2ZQp0aGUgcmlnaHQgdG8gZ3JhbnQgdGhlIHJpZ2h0cyBjb250YWluZWQgaW4gdGhpcyBsaWNlbnNlLiBZb3UgYWxzbyByZXByZXNlbnQKdGhhdCB5b3VyIHN1Ym1pc3Npb24gZG9lcyBub3QsIHRvIHRoZSBiZXN0IG9mIHlvdXIga25vd2xlZGdlLCBpbmZyaW5nZSB1cG9uCmFueW9uZSdzIGNvcHlyaWdodC4KCklmIHRoZSBzdWJtaXNzaW9uIGNvbnRhaW5zIG1hdGVyaWFsIGZvciB3aGljaCB5b3UgZG8gbm90IGhvbGQgY29weXJpZ2h0LAp5b3UgcmVwcmVzZW50IHRoYXQgeW91IGhhdmUgb2J0YWluZWQgdGhlIHVucmVzdHJpY3RlZCBwZXJtaXNzaW9uIG9mIHRoZQpjb3B5cmlnaHQgb3duZXIgdG8gZ3JhbnQgRFNVIHRoZSByaWdodHMgcmVxdWlyZWQgYnkgdGhpcyBsaWNlbnNlLCBhbmQgdGhhdApzdWNoIHRoaXJkLXBhcnR5IG93bmVkIG1hdGVyaWFsIGlzIGNsZWFybHkgaWRlbnRpZmllZCBhbmQgYWNrbm93bGVkZ2VkCndpdGhpbiB0aGUgdGV4dCBvciBjb250ZW50IG9mIHRoZSBzdWJtaXNzaW9uLgoKSUYgVEhFIFNVQk1JU1NJT04gSVMgQkFTRUQgVVBPTiBXT1JLIFRIQVQgSEFTIEJFRU4gU1BPTlNPUkVEIE9SIFNVUFBPUlRFRApCWSBBTiBBR0VOQ1kgT1IgT1JHQU5JWkFUSU9OIE9USEVSIFRIQU4gRFNVLCBZT1UgUkVQUkVTRU5UIFRIQVQgWU9VIEhBVkUKRlVMRklMTEVEIEFOWSBSSUdIVCBPRiBSRVZJRVcgT1IgT1RIRVIgT0JMSUdBVElPTlMgUkVRVUlSRUQgQlkgU1VDSApDT05UUkFDVCBPUiBBR1JFRU1FTlQuCgpEU1Ugd2lsbCBjbGVhcmx5IGlkZW50aWZ5IHlvdXIgbmFtZShzKSBhcyB0aGUgYXV0aG9yKHMpIG9yIG93bmVyKHMpIG9mIHRoZQpzdWJtaXNzaW9uLCBhbmQgd2lsbCBub3QgbWFrZSBhbnkgYWx0ZXJhdGlvbiwgb3RoZXIgdGhhbiBhcyBhbGxvd2VkIGJ5IHRoaXMKbGljZW5zZSwgdG8geW91ciBzdWJtaXNzaW9uLgo=
score 13.977305
Control y acceso remoto a tarjetas de desarrollo con FPGAs para el aprendizaje remoto de cursos de electrónica digital
Nota importante:
La información contenida en este registro es de entera responsabilidad de la institución que gestiona el repositorio institucional donde esta contenido este documento o set de datos. El CONCYTEC no se hace responsable por los contenidos (publicaciones y/o datos) accesibles a través del Repositorio Nacional Digital de Ciencia, Tecnología e Innovación de Acceso Abierto (ALICIA).

Ejemplares Similares